HyperFault - Mixed-Level Fault Simulator is a Verilog IEEE-1364-2001 compliant fault simulator that analyses test vectors' ability to detect faults. Supports mixed levels of gate, behavioral, and switch with SDF timing.

Compliant to VERILOG - 2001