|
|
Simulation Standard - 1999
|

PDF
|
Volume 10, Number 1, January 1999
PHILIPS Model 9 New MM9 Extraction Routine in UTMOST III
New Built-in Dichotomic Search Algorithm in SmartSpice
Enhanced Statistical Features in SPAYN Version 1.7.2
New Parameters for TFT model: Amorphous (Level=35) and Poly-Silicon (Level=36) TFT
Hints & Tips
|
| 
PDF
|
Volume 10, Number 3, March 1999
Introducing Guardian - LVS Verification for PC-based Platforms
Advanced Pairwise Merging Algorithm for VLSI Floorplanning
Hints & Tips
|

PDF
|
Volume 10, Number 4, April 1999
Intrinsic Capacitance Parameter Extraction in UTMOST III
Mixed-Signal Simulation with SmartSpice in the Cadence Design Framework II
SPAYN: Golden Device Search Algorithm, EKV MOSFET Model and Improved GUI
Hints & Tips
|

PDF
|
Volume 10, Number 6, June 1999
Maverick- Hierarchcal Full-Chip Extractor
Hints,
Tips and Solutions
|

PDF
|
Volume 10, Number 7, July 1999
New SOI UTMOST Module
MOS31 JFET/MOSFET Model Now Available in SmartSpice
Hints & Tips
|

PDF
|
Volume 10, Number 9, September 1999
Scholar: An Enhanced Multi-Platform Schematic Capture
Hints & Tips
|

PDF
|
Volume 10, Number 10, October 1999
BSIM3SOI Version 2.1 (FD, DD and PD) Models Released in SmartSpice
New Improvements in TFT Models: Amorphous (Level=35) and Poly-Silicon (Level=36) TFT
Hints & Tips
|

PDF
|
Volume 10, Number 12, December 1999
An Intuitive Front-End to Effective and Efficient Schematic Capture Design
Hints & Tips
|
|
 |