AccuCore 90-day Roadmap – April 2008

Feature Enhancements

  • Improve support for buses in verilog and .lib
  • Add PRESERVE_PORTS for RC netlists
  • Add support for max_transition, max_capacitance in STA
  • Design Rule Violations reporting in STA
  • Increase accuracy in fast mode flow by adjusting algorithms
© Simucad Design Automation, Inc. - Trademarks - Privacy Policy