Roadmap

SmartSpice 3 Year Development Roadmap, 2010 - 2013

SmartSpice core

  • Develop library of composite behavioural macromodels

Verilog-A

  • Complete support for Verilog-AMS LRM version 2.3

SmartView

  • Support for viewing and exporting PSF-ASCII/binary, WSF ASCII/binary, and PSPICE-DAT
  • Partial loading of data files by time range
  • Incremental loading of HSPICE ASCII format
  • Exporting in HSPICE data format
  • Print preview utility window
  • Export image to PDF
  • Advanced post processing and manipulations with data vectors
  • Specific measurement utilities for designs: Memory, PLL, DSP, ADC, and DAC
© SIMUCAD Design Automation, Inc. - Trademarks - Privacy Policy