Home

Products

Overview Analog / AMS / RF Custom IC CAD Interconnect Modeling Digital CAD Licensing Platforms

PDK Design Flows

Overview Available PDKs PDK Roadmap PDK Detailed Presentation (3Mb pdf) Foundry Partners Quality and Testing Maintainability and Version Control PDK Development Services Documentation & Training Migration to Simucad PDKs Analog/Mixed-Signal/RF

TCAD Design Flows

SiGe/SiGeC TFT SOI

Support

Technical Library

Overview Application Notes Published Papers Presentation Materials Recommended Textbooks Training Materials Simulation Standard

Services

Overview Spice Modeling Parasitic Extraction PDK Development Cell/Core Characterization

Corporate

Overview Locations / Contact us Management News Partners University Program Careers Advertisements

Verilog-A 90-day Roadmap - August 2008

Streamline setup for models with large arrays
Support expression handling in argument list for derivative operator ddx()
Enhance parser to support digital constants in analog blocks
Improve performance of timer function timer()
Improve performance of time integral operator idt()

© Simucad Design Automation, Inc. - Trademarks - Privacy Policy